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Abstract
The paper discusses various applications of permutation group theory
in the synthesis of reversible logic circuits consisting of Toffoli gates with
negative control lines. An asymptotically optimal synthesis algorithm for
circuits consisting of gates from the NCT library is described. An algo-
rithm for gate complexity reduction, based on equivalent replacements of
gates compositions, is introduced. A new approach for combining a group-
theory-based synthesis algorithm with a Reed–Muller-spectra-based syn-
thesis algorithm is described. Experimental results are presented to show
that the proposed synthesis techniques allow a reduction in input lines
count, gate complexity or quantum cost of reversible circuits for various
benchmark functions.
Keywords: reversible logic, synthesis, permutation group theory.
1 Introduction
Reversible logic circuits have been studied in many recent papers [1], [10], [12],
[14], [18]. On the one hand, the interest in these circuits is caused by the
theoretically possible reduction of energy consumption in digital devices due
to the reversibility of all computations [4]. On the other hand, all quantum
computations are necessarily reversible. Hence, with the help of a reversible
circuit, one can model a quantum circuit.
One important research area is the development of new efficient and fast
synthesis algorithms, which can produce a reversible circuit with low gate com-
plexity and depth. However, for the purpose of a comparison between different
synthesis algorithms, we should first choose a library of gates, from which a
synthesized circuit will consist. One such gate library is one that includes NOT
(inversion gate), CNOT (Feynman gate) and C2NOT (Toffoli gate). We will
refer to it as the NCT library. Another popular gate library is the GT library,
which includes generalized Toffoli gates with positive and negative control input
lines. Both libraries are functionally complete in terms of the ability to con-
struct a reversible circuit that implements a desired even permutation from the
alternating group A(Bn) without using additional inputs. An odd permutation
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from the symmetric group S(Bn2 ) can always be realized in a reversible circuit
without additional inputs in the GT, but not in the NCT library.
For many proposed synthesis algorithms, an upper bound for the gate com-
plexity of a reversible circuit in the worst case is proved. Though it was proved
that the worst case requires Ω(n2n / logn) gates from the NCT library [15],
almost all these bounds are of the form O(n2n) in the NCT library [9].
Recently, the first asymptotically optimal in NCT library synthesis algorithm
was introduced with the gate complexity L(S) . 3n2n+4 / log2 n of a reversible
circuit in the worst case [18]. In Section 2, we briefly describe this cycle-based
algorithm. Section 3 contains descriptions of the replacement rules from [17]
and of a “moving and replacing” algorithm for reducing the gate complexity
of a reversible circuit in NCT and GT libraries with the help of these rules.
In Section 4, we discuss various approaches of reducing the gate complexity
during the synthesis process. In Section 5, we introduce a novel technique
for combining a cycle-based synthesis algorithm with a Reed–Muller-spectra-
based one. Experimental results of benchmark functions synthesis are presented
in Section 6; all new circuits were obtained with the help of our open source
software ReversibleLogicGenerator [19] that implements all synthesis techniques
described in this paper. All results we present here (except Section 2 and the
first part of Section 3) are new.
We use the following notation for a generalized Toffoli gate with negative
control input lines.
Definition 1. A generalized Toffoli gate TOF (I; J ; t) = TOF (i1, · · · , ir; j1, · · ·
· · · , js; t) is a reversible gate, which defines a transformation fI;J;t : Bn → Bn
as follows:
fI;J;t(〈x1, · · · , xn〉) = 〈x1, · · · , xt ⊕ xi1 ∧ · · · ∧ xir ∧ x¯j1 ∧ · · · ∧ x¯js , · · · , xn〉 ,
where I = { i1, · · · , ir } is a set of indices of positive control input lines, J =
{ j1, · · · , js } is a set of indices of negative control input lines, and t is an index
of a controlled output line, I ∩ J = ∅, t /∈ I ∪ J .
In the case of the absence of negative control input lines, a generalized
Toffoli gate will be referenced as TOF (I; t), and in the case when a generalized
Toffoli gate has no control input lines at all, it will be referenced as TOF (t). In
other words, TOF (t) = TOF (∅; ∅; t) and TOF (I; t) = TOF (I; ∅; t). Using this
notation, we can refer to a NOT gate as TOF (a), to a CNOT gate as TOF (b; a)
and to a C2NOT gate as TOF (b, c; a).
2 Asymptotically optimal synthesis algorithm
In [18] a cycle-based synthesis algorithm that can produce a reversible circuit
with the asymptotically optimal in NCT library gate complexity for any even
permutation on the set Bn, was described. It is the first and currently (as far
as we know) the only asymptotically optimal non-search synthesis algorithm for
the NCT library. Our software [19] is based on it, so we are going to briefly
describe the essence of the algorithm.
Let’s consider an even permutation h ∈ A(Bn). The main idea is a decom-
position of h into a product of transpositions in such a way that all of them can
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be grouped by K independent transpositions1:
h = G1 ◦G2 ◦ · · · ◦Gt ◦ h
′ ,
where Gi = (xi,1,yi,1) ◦ · · · ◦ (xi,K ,yi,K) is an i-th group of K independent
transpositions, xi,j ,yi,j ∈ Bn and h′ is a residual permutation.
Using vectors of a group Gi, we construct a matrix Ai as follows:
Ai =
[
xi,1 yi,1 · · · xi,K yi,K
]T
.
The matrix Ai is a 2K × n binary matrix. If 2
2K < n, then some columns in
it are equal to one another. These duplicated columns can be zeroed-out in the
matrix, using CNOT gates, with the help of conjugation; this results in a new
matrix A
(1)
i .
Note that the matrix Ai defines a permutation pii ∈ S(Bn) and every gate e
from the NCT library defines a permutation he ∈ S(Bn), for which h−1e = he.
Therefore, a conjugation of a permutation pi by a permutation he, denoted as
pihe = h−1e ◦ pi ◦ he, corresponds to attaching the gate e to the front and back
of a current sub-circuit. For example, if the first two columns in the matrix Ai
are equal, we can zero-out the second column with the help of two TOF (1; 2)
gates.
Next, we fix all pairwise distinct nonzero columns { cj1 , · · · , cjd } in the ma-
trix A
(1)
i and choose an index of a controlled output t from the set { j1, · · · , jd }.
After that we transform the matrix A
(1)
i to the canonical form A
(2)
i with the
help of conjugation, where an l-th row, l is odd, differs from the (l + 1)-th row
only in t-th element.
And finally, we transform the matrix A
(2)
i to the final form A
(3)
i with the help
of TOF (j) gates, where j /∈ { j1, · · · , jd }. In [18] it was proved that the matrix
A
(3)
i can be realized by the single gate TOF ({ 1, · · · , n } \ { j1, · · · , jd }; t). The
gate can be represented as a composition of C2NOT gates if K > 1 (the number
of independent transpositions in a group Gi).
A synthesized reversible circuit S, produced by the algorithm, has the gate
complexity L(S) . 3n2n+4 / log2 n, if K = O(log2 n − log2 log2 n − log2 φ(n)),
where φ(n) < n/ log2 n is an arbitrarily slowly growing function, and the gate
complexity L(S) . 6n2n, if K = 2. These results were proved in [18].
In our software [19], we can change the parameter K to achieve the best
synthesis result in a particular case. But in practice, when the number of input
lines in a circuit is large, it is almost always the best option to use K = [log2 n]
during the synthesis process.
The time complexity of the synthesis algorithm is T (A) = O(n2n / log2 n) in
the worst case.
3 Generalized replacement rules for gate com-
positions
One of the most widely used gate complexity reduction techniques is an applying
gate compositions templates to a reversible circuit. For example, such templates
1Hereinafter a multiplication of permutations is left-associative: (f ◦ g)(x) = g(f(x)).
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Figure 1: Examples of independent gates: (a)–(b) NCT library specific; (c) GT
library specific.
were considered in [9]. This approach involves storing templates and finding
them in a circuit. But we can interchange some adjacent gates of NCT and GT
libraries in a reversible circuit without changing the resulting transformation,
defined by the circuit. We call such gates independent.
In [5] the necessary and sufficient conditions for the independence of two
TOF (Ij ; tj) gates were proved. However, for the gates from the GT library we
can supplement these conditions.
Lemma 1. Gates TOF (I1; J1; t1) and TOF (I2; J2; t2) are independent iff at
least one of the following condition holds (see Fig. 1):
1. t1 /∈ I2 ∪ J2 and t2 /∈ I1 ∪ J1 (in particular, t1 = t2);
2. I1 ∩ J2 6= ∅ or I2 ∩ J1 6= ∅.
Proof of the Lemma 1 was partly given in [17]. Even though the first con-
dition of gate independence was already known before [5] (see Fig. 1a–1b), the
second one cannot be derived from it (see Fig. 1c).
In [3] rule-based optimization techniques based on Karnaugh maps for the
optimization of sub-circuits with common targets were described. The main
disadvantage of this approach is the restricted scalability for circuits with the
large number of input lines. On the other hand, the advantage of using negative
control Toffoli gates for the simplification of reversible circuits and reducing
their quantum cost was shown by the authors.
In [17] we proposed generalized replacement rules for the case of an arbi-
trary number of input lines. Moreover, we were able to obtain a new rule for
interchanging two gates with changing the polarity of a control line for one of
these gates (see the last rule in Table 4). Our replacement rules are essentially
templates of small length. But the advantage of using them is in changing the
set of negative control input lines in a gate. This makes it possible to obtain
independent gates instead of dependent ones in some cases, interchange or move
them in a reversible circuit to new places and apply other replacement rules.
“Moving and replacing” algorithm will be described later.
A similar approach was used in [11], though replacement rules in that paper
differ from ours.
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Table 1: Representing a gate from the GT library as a composition of gates
from the NCT library.
•
•
•
•
TOF (I; J ; t)
(
∗
t : t∈J
TOF (t)
)
∗ TOF (I ∪ J ; t) ∗
(
∗
t : t∈J
TOF (t)
)
•
• •
• • • •
• •
TOF (I; J ; t) ∗
J′ : J′⊆J
TOF (I ∪ J ′; t)
Let’s consider a composition of two dependent gates e1 ∗ e2. Let he1 and
he2 be permutations defined by them respectively. If we want to obtain an
equal composition S1 ∗ e1 = e1 ∗ e2, then the circuit S1 must implement the
permutation h1 = h
he1
e2 . And if we want to obtain an equal composition e2∗S2 =
e1 ∗ e2, then the circuit S2 must implement the permutation h2 = h
he2
e1 .
All our replacement rules can be classified as follow:
1. Representing a gate from the GT library as a composition of gates from
the NCT library.
2. Merging two gates into one.
3. Reducing the negative control lines number.
4. Interchanging two dependent gates.
For the sake of clarity, we will organize the detailed description of our rules
in the form of Tables 1–4, one for each rule “class”. The left column of the
tables contains a gate composition before applying replacement rule, and the
right column contains the result of the replacement. For every rule a picture
goes first (for understanding the concept of a rule), then, a text description of
the rule, and finally, a condition for applying the rule.
Now we can describe the “moving and replacing” algorithm implemented in
our software [19], which may reduce the gate complexity of a circuit.
Let a reversible circuit S be a composition of l gates from the GT library:
S =
l
∗
i=1
ei. If a gate composition ei ∗ ej satisfies the condition of a replacement,
where i < j, and there is such an index s, i ≤ s < j, that gates ei and ek are
independent for every i < k ≤ s, and gates ej and ek are independent for every
s < k < j, then the gates ei and ej can be removed from the circuit and a result
of the replacement for ei ∗ ej can be inserted between gates es and es+1.
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Table 2: Merging two gates into one.
• •
• •
•
•
•
TOF (I1; J1; t) ∗ TOF (I2; J2; t) TOF (I2; J1; t)
Condition: I1 = I2 ∪ { k } and J2 = J1 ∪ { k }, where k /∈ I2 ∪ J1.
• •
• •
•
•
•
TOF (I1; J ; t) ∗ TOF (I2; J ; t) TOF (I2; J ∪ { k }; t)
Condition: I1 = I2 ∪ { k }.
• •
• •
•
•
•
TOF (I; J1; t) ∗ TOF (I; J2; t) TOF (I ∪ { k }; J2; t)
Condition: J1 = J2 ∪ { k }.
So, the “moving and replacing” algorithm first searches a pair of gates,
the composition of which satisfies the condition of a replacement. After that
the algorithm checks if they can be moved to each other, using Lemma 1. If
yes, it implements a replacement as described above. In the case, when the
gate complexity is not reduced after replacement, but there are new gates in a
circuit, the algorithm continues to work, until the gate complexity is reduced or
there are no new gates.
The time complexity of the proposed “moving and replacing” algorithm
T (A) ≥ R · l2, where R is the number of replacement rules, l is the gate com-
plexity of an original circuit. It is almost the same as the time complexity of
any template based optimization algorithm. At the same time, our “moving and
replacing” algorithm seems to be more flexible than a template-based approach,
because proposed replacement rules do not depend on the number of inputs in a
reversible circuit, therefore there is no need to store a large number of templates
and search them in a library.
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Table 3: Reducing the negative control lines number.
• •
•
•
• •
•
•
TOF (I1; J1; t) ∗ TOF (I2; J2; t)
TOF (I1; J3; t) ∗ TOF (I2; J3; t)
J3 = J1 \ { q } = J2 \ { p }
Condition: there are such p and q, that p ∈ I1 ∩ J2, q ∈ J1 ∩ I2,
I2 = I1 \ { p } ∪ { q }, J2 = J1 \ { q } ∪ { p }.
• • • •
•
•
TOF (I1; J1; t) ∗ TOF (I2; J2; t)
TOF (I1 ∪ { p }; J1 \ { p }; t)∗
∗TOF (I2 ∪ { q }; J2 \ { q }; t)
Condition: there are such p and q, that J1 = J
′ ∪ { p }, J2 = J ′ ∪ { q },
J1 ∩ J2 = J ′, I1 = I2.
4 Boolean hypercube search
Let’s consider the following permutation:
h =(〈1, 0, 0, 0, 0〉, 〈1, 0, 1, 0, 1〉)◦
◦(〈1, 0, 0, 0, 1〉, 〈1, 0, 1, 0, 0〉)◦
◦(〈1, 0, 0, 1, 0〉, 〈1, 0, 1, 1, 1〉)◦
◦(〈1, 0, 0, 1, 1〉, 〈1, 0, 1, 1, 0〉) .
As we can see, vectors in every transposition of permutation h presented above
differ only in the 3-rd and 5-th coordinates. There are four transpositions total.
Hence, a set of all vectors in these transpositions represents a Boolean 3-cube
B
5,1,2
1,0 contained in a Boolean 5-cube B
5. This 3-cube can also be denoted as
〈1, 0, ∗, ∗, ∗〉. Therefore, the permutation h can be implemented by a composi-
tion of gates TOF (1; 2; 3) ∗ TOF (1; 2; 5).
Let’s assume we can represent a permutation h ∈ A(Bn) as a product of
transpositions in such a way that a set of all vectors of first k transpositions
in this product represents a Boolean (1 + log2 k)-cube. In the case, when we
use only our cycle-based approach for the synthesis, we have to divide these
k transpositions into groups and synthesize them separately. This approach
can lead to significant gate complexity of a produced reversible circuit. On the
other hand, any Boolean hypercube contained in Bn can be implemented by a
composition of no more than n generalized Toffoli gates TOF (I; J ; t).
For example, a transformation f (〈x1, x2, · · · , xn〉) = 〈x1, x2⊕x1, x3, . . . , xn〉
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Table 4: Interchanging two dependent gates.
•
• •
• •
• • •
TOF (I1; J1; t1)∗TOF (I2; J2; t2)
TOF (I3; J3; t2) ∗ TOF (I2; J2; t2)∗
∗TOF (I1; J1; t1)
I3 = I1 ∪ I2 \ { t1 }, J3 = J1 ∪ J2 \ { t1 }
Condition: gates are dependent, t1 ∈ I2 ∪ J2 and t2 /∈ I1 ∪ J1.
•
• •
•
•
• •
TOF (I1; J1; t1)∗TOF (I2; J2; t2)
TOF (I3; J3; t2) ∗ TOF (I1; J1; t1)
I3 = (I2 \ { t1 }) ∪ (J2 ∩ { t1 })
J3 = (J2 \ { t1 }) ∪ (I2 ∩ { t1 })
Condition: gates are dependent, I1 ⊆ I2 and J1 ⊆ J2.
can be implemented by a reversible circuit, produced by our main synthesis
algorithm, with the gate complexity O(n2n), and it can be implemented by a
single gate TOF (1; 2), because there is a Boolean 1-cube 〈1, ∗, · · · , ∗〉.
It is obvious that searching a Boolean hypercube can take a significant
amount of time and can be inefficient for large functions. But this approach
makes it possible to obtain better synthesis results in some cases.
4.1 Effective disjoints of cycles
To find a larger Boolean hypercube, we should somehow effectively represent
a permutation h as a product of specific transpositions. Let’s consider a per-
mutation h = (a, b, c, e, f, g), where the Hamming distances d(a, e) = d(b, g) =
d(c, f) = ∆ and the Hamming distance for any other two elements of h is not
equal to ∆. We have the two possible representations of h as a product of cycles:
1. h = (a, e) ◦ (a, f, g) ◦ (e, b, c).
2. h = (b, g) ◦ (c, f) ◦ (a, b) ◦ (c, g) ◦ (e, f).
We can see that in the first case only the cycle (a, e) has the two elements with
the Hamming distance equal to ∆. But in the second case there are two cycles
(b, g) and (c, f) that have the two elements with the Hamming distance equal
to ∆. Therefore, we can assume that the set { b, g, c, f } may contain a larger
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Boolean hypercube, compared to the set { a, e }, and we will call the second
representation of h an effective disjoint of cycles.
There is a simple linear algorithm for an effective disjoint of cycles of a
permutation for a given Hamming distance ∆. In the first pass, the algorithm
searches all pairs of elements in a cycle with the Hamming distance equal to ∆.
In the second pass, the algorithm calculates for a found pair p how many other
pairs would be broken, if we disjoint the cycle by the pair p. In the third pass,
the algorithm chooses a pair p, for which the number of broken pairs is minimal.
And finally, the algorithm disjoints the cycle by the chosen pair. After that we
don’t have to repeat all steps for obtained cycles, because we can simply remove
broken pairs and use previous results for further disjoints.
For our example above, we have the three pairs with the Hamming distance
equal to ∆: (a, e), (b, g) and (c, f). If we choose the pair (a, e), it would break
two pairs (b, g) and (c, f). And if we choose either (b, g) or (c, f), they would
break only the pair (a, e). Hence, an effective disjoint will be for the pair (b, g)
or (c, f). It is not difficult to show that the proposed algorithm for an effective
disjoint of cycles doesn’t depend on the order of elements in a cycle. The
disjoint result will be the same for the permutation h = (a, b, c, e, f, g) and for
the permutation h′ = (c, e, f, g, a, b).
The time complexity of a single disjoint operation for a cycle of length l is
no more than O(l log2 l).
4.2 Left and right multiplication
Until now we used a left multiplication for a cycle disjoint. But we can also use
a right multiplication. E. g., a cycle (a, b, c) can be represented in two ways for
the transposition (a, b):
1. Left multiplication: (a, b, c) = (a, b) ◦ (a, c).
2. Right multiplication: (a, b, c) = (b, c) ◦ (a, b).
We can see that the results of the multiplications are different. This difference
can lead to significantly different synthesis results.
There is no way to find out on an i-th step of our basic synthesis algorithm,
whether the left or right multiplication would be the best in the end. The only
thing we can do is to make both left and right multiplications on an i-th step
and choose the one which leads to the greater permutation reduction and to the
lower gate complexity of a current reversible circuit. This approach doubles the
synthesis time, but it also leads to better reversible circuits in some cases.
And finally, another area for optimizations is the constructing of a bijec-
tive transformation for a given non-bijective one. We believe that in terms of
reversible logic synthesis the best result can be achieved, when this bijective
transformation has minimal Hamming distances between inputs and outputs.
5 Combining cycle-based and RM-spectra based
algorithms
In [13] a hybrid framework was proposed, which combines a cycle-based and
a RM-spectra based algorithms. Unfortunately, this combination is only the
choice of a better reversible circuit synthesized by one or another algorithm.
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We propose a new approach for combining a cycle-based and a RM-spectra
based algorithms. In [9] a RM-spectra based synthesis algorithm was described.
For a reversible specification f : Bn → Bn the algorithm successively transforms
the truth table Tn to the truth table that corresponds to the identity transfor-
mation. This is done by changing an i-th row in Tn, for which Tn[i] 6= i, to the
form Tn[i] = i for every i = 0, · · · , (2n − 1). Every row j < i is not changed
after a transformation of an i-th row: Tn[j] = j.
Our combining approach allows us to modify the truth table Tn in such a
way that for the first row i, for which Tn[i] 6= i, Tn[j] = j, j < i, each row k ≤ i
in a modified truth table T ′n will be equal to itself: T
′
n[k] = k.
On an i-th step of the RM-spectra based synthesis algorithm from [9] a
reversible circuit S which we synthesize is of the form:
S = Sl ∗STn ∗Sr ,
where sub-circuits Sl and Sr were constructed on the previous steps and a
circuit STn is unknown, it implements a transformation described by the truth
table Tn, for which Tn[j] = j, j < i, Tn[i] 6= i. The original RM-spectra based
synthesis algorithm appends gates to the Sl or Sr after modifying the i-th row
in Tn.
Let h, hl, ht, hr be the permutations, defined by the circuits S, Sl, STn
and Sr respectively. This implies that
h = hl ◦ ht ◦ hr .
Let’s assume Tn[i] = k and Tn[l] = i, where k, l > i. We can state that
h =hl ◦ h
′
t ◦ (i, k) ◦ hr = hl ◦ h
′
t ◦ hr ◦ (i, k)
hr ,
h =hl ◦ (i, l) ◦ h
′
t ◦ hr = (i, l)
h
−1
l ◦ hl ◦ h
′
t ◦ hr ,
where a permutation h′t is defined by the truth table T
′
n, T
′
n[j] = j for every
j ≤ i.
From this it follows that we can “push” one transposition (i, k) or (i, l) from
the permutation ht to the right or to the left, conjugate it by the permutation
hr or h
−1
l respectively and “skip” the transformation of the i-th row in the truth
table Tn by the original RM-spectra based synthesis algorithm. After that we
can move to the next row and repeat this process.
After a RM-spectra based synthesis algorithm finishes its work, we can use a
cycle-based synthesis algorithm to synthesize pushed transpositions. There are
several approaches to decide, whether an i-th row is pushed or not and where
it will be pushed (left or right). For example, we can push an i-th row only
when the Hamming weight of i is greater or equal to a predefined threshold w.
It is equivalent to processing all monomials of degree d < w in a Reed–Muller
polynomial with a RM-spectra based synthesis algorithm. All other monomials
will be processed by a cycle-based synthesis algorithm.
We realized the proposed combining approach in our software [19] with the
ability to choose a “push policy” and a weight threshold. This allowed us to
find a reversible circuit implementing rd53 function with 7 inputs and with the
gate complexity equal to 11 in the GT library (see Fig. 2). The weight threshold
was equal to one during the synthesis process.
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x1 • • • ∗
x2 • • • • ∗
x3 • • • • ∗
x4 • • • • • ∗
x5 • • • y1
0 y2
0 y3
Figure 2: Realization of rd53 function in a reversible circuit with 7 inputs and
11 gates in the GT library.
Table 5: Benchmark functions synthesis (new circuits with less input count).
Function
New circuits Existing circuits
linesmin GC QC T -count linesmin GC QC T -count
gf2^3mult 7 73 740 632
9 11 47 63gf2^3mult 7 79 712 632
gf2^3mult 7 145 704 654
gf2^4mult 9 415 47649 10838*
12 19 83 112
gf2^4mult 9 1834 5914 5156
nth prime9 inc 9 3942 19313 15234 10 7522 17975 14193
rd73 9 296 43421 8765*
10 20 64 98
rd73 9 835 4069 3521
rd84 11 679 359384 25364*
15 28 98 147
rd84 11 2560 12397 8772*
* an ancillary line is required
6 Experimental results
We developed an open source software ReversibleLogicGenerator [19], which
implements the basic cycle-based synthesis algorithm from [18] and all the gate
complexity reduction techniques, described in this paper. Using our software, we
conducted a series of experiments on reversible benchmark functions synthesis.
The results are presented in Tables 5–7. The synthesis time in the worst case
was a matter of seconds.
We were able to obtain more than 40 new reversible circuits, which have
less input count, less gate complexity or less quantum cost compared to existing
circuits. All specifications for benchmark functions and their names were taken
from the Reversible Logic Synthesis Benchmarks Page [7] and from the RevLib
site [16]. We use the following conventions in the tables: lines is the number of
inputs in a reversible circuit S, GC is the gate complexity L(S) of this circuit
and QC is its quantum cost W (S); T -count is the number of T gates in a
decomposition of the circuit into Clifford+T gates.
The quantum cost of obtained circuits was calculated with the help of the
software RCViewer+ [2]. Its calculation is based on the paper [6], according to
which a generalized Toffoli gate with negative control lines may have the same
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Table 6: Benchmark functions synthesis (new circuits with less gate complexity).
Function
New circuits Existing circuits
lines GCmin QC T -count lines GCmin QC T -count
2of5 6 9 268 191*
6 15 107 119
2of5 6 10 118 135
2of5 7 11 32 42 7 12 32 49
3 17 3 4 14 14
3 6 12 14
3 17 3 5 13 14
4b15g 2 4 12 57 55* 4 15 31 35
4b15g 4 4 12 49 45*
4 15 35 31*
4b15g 4 4 14 47 45*
4b15g 5 4 14 72 54* 4 15 29 42
4mod5 5 4 13 14 5 5 7 7
5mod5 6 7 429 294* 6 8 84 70*
6sym 7 14 1308 628*
7 36 777 741
6sym 7 15 825 624*
9sym 10 73 61928 7004*
10 129 6941 5484*
9sym 10 74 31819 6788*
ham7 7 19 77 85 7 25 49 42
hwb12 12 42095 134316 98482 12 55998 198928 134131
nth prime7 inc 7 427 10970 5403*
7 1427 3172 2837nth prime7 inc 7 474 10879 5403*
nth prime7 inc 7 824 2269 1906
nth prime8 inc 8 977 10218 7359*
8 3346 7618 5985
nth prime8 inc 8 1683 6330 5213
nth prime9 inc 10 2234 22181 17292 10 7522 17975 14193
nth prime10 inc 11 5207 50152 38261 11 16626 40299 30315
nth prime11 inc 12 11765 124408 92937 12 35335 95431 68255
rd53 7 11 96 100 7 12 120 124
* an ancillary line is required
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Table 7: Benchmark functions synthesis (new circuits with less quantum cost).
Function
New circuits Existing circuits
lines GC QCmin T -count lines GC QCmin T -count
2of5 7 12 31 42 7 12 32 49
6sym 7 41 206 184 7 36 777 741
9sym 10 347 1975 1680 10 210 4368 4368
hwb7 7 603 1728 1400 7 331 2611 2245*
hwb8 8 1594 4852 3748 8 2710 6940 5201
hwb9 9 3999 12278 10220 9 6563 16173 12150
hwb10 10 8247 26084 20368 10 12288 35618 25939
hwb11 11 21432 69138 52922 11 32261 90745 63430
hwb12 12 42095 134316 98482 12 55998 198928 134131
nth prime7 inc 7 824 2269 1906 7 1427 3172 2837
nth prime8 inc 8 1683 6330 5213 8 3346 7618 5985
rd53 7 12 82 92
7 12 120 124rd53 7 12 95 100
rd53 7 11 96 100
* an ancillary line is required
quantum cost as the corresponding generalized Toffoli gate without negative
control lines. Also we included the T -count cost measure for all circuits in the
tables (cost calculation was based on the paper [8]). Despite the fact that this
cost measure is very popular for fault-tolerant circuits in the literature, it is not
universal in the case of limited ancillary lines availability. According to [8], there
is a circuit of Toffoli gates that cannot be implemented, using Clifford+T gates,
without an ancillary line. We marked such T -count metrics by the asterisk
symbol in the tables.
Tables 5, 6 and 7 contain results for obtained reversible circuits with less
input count (column linesmin), less gate complexity (column GCmin) and less
quantum cost (column QCmin) compared to existing circuits respectively. Since
we compare our circuits only with circuits consisting of gates from NCT and GT
libraries and since the NCT library is a part of the GT library, such comparison
made by us is correct.
We have not included circuits with more than 12 inputs in the tables just
because of the limited format of the paper. One can easily synthesize such
circuits with the help of our software.
With the help of developed software we were able to find a reversible circuit
with 7 input lines and with 11 gates from the GT library for one of the most
popular benchmark functions rd53 (see Fig. 2). This circuit and all other
circuits described in the tables above can be freely downloaded in TFC and
REAL formats from the cite [19] as well as ReversibleLogicGenerator software
itself.
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7 Conclusion
A reversible circuit with n inputs necessarily defines a permutation from the
symmetric group S(Bn). Permutations that correspond to all the gates NOT,
CNOT and C2NOT generate the alternating group A(Bn) if n > 3, and per-
mutations that correspond to all the gates CkNOT, 1 ≤ k ≤ n generate the
symmetric group. This implies that we can use the permutation group theory
to successfully synthesize a reversible circuit for a given reversible specification.
In the paper, we briefly described the first asymptotically optimal in NCT li-
brary synthesis algorithm, based on the permutation group theory, which makes
it possible to obtain a reversible circuit without additional inputs. We also sug-
gested the “moving and replacing” algorithm for gate complexity reduction for
circuits consisting of the gates from the GT library; the algorithm is based on
equivalent replacements of gate compositions and on conditions of independence
for the gates with negative control lines.
We described some gate complexity reduction techniques that use the permu-
tation group theory. Among them are the search of a Boolean hypercube and
an effective cycle disjoint. We presented experimental results for benchmark
functions synthesis, which include more than 40 reversible circuits consisting
of gates from the GT library, obtained with the help of developed open source
software that implements all described techniques.
We believe that the permutation group theory may allow us to obtain better
reversible circuits for all benchmark functions, and we hope that this paper will
motivate other researchers to improve our results.
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